Renesas Electronics /R7FA4M1AB /SCI2 /SCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SCR

7 43 0 0 00 0 0 0 0 0 0 0 0 (others)CKE0 (0)TEIE 0 (0)MPIE 0 (0)RE 0 (0)TE 0 (0)RIE 0 (0)TIE

TE=0, MPIE=0, TEIE=0, RIE=0, TIE=0, RE=0, CKE=others

Description

Serial Control Register (SCMR.SMIF = 0)

Fields

CKE

Clock Enable

0 (00): The SCKn pin is available for use as an I/O port in accord with the I/O port settings.(Asynchronous mode) / The SCKn pin functions as the clock output pin(Clock synchronous mode)

0 (others): The clock with a frequency 16 times the bit rate should be input from the SCKn pin. (when SEMR.ABCS bit is 0) Input a clock signal with a frequency 8 times the bit rate when the SEMR.ABCS bit is 1.(Asynchronous mode) / The SCKn pin functions as the clock input pin(Clock synchronous mode)

1 (01): The clock with the same frequency as the bit rate is output from the SCKn pin.(Asynchronous mode) / The SCKn pin functions as the clock output pin(Clock synchronous mode)

TEIE

Transmit End Interrupt Enable

0 (0): SCI_TEI interrupt request is disabled

1 (1): SCI_TEI interrupt request is enabled

MPIE

Multi-Processor Interrupt Enable (Valid in asynchronous mode when SMR.MP = 1)

0 (0): Normal reception

1 (1): When the data with the multi-processor bit set to 0 is received, the data is not read, and setting the status flags RDRF,ORER and FER in SSR to 1 is disabled. When the data with the multiprocessor bit set to 1 is received, the MPIE bit is automatically cleared to 0, and normal reception is resumed.

RE

Receive Enable

0 (0): Serial reception is disabled

1 (1): Serial reception is enabled

TE

Transmit Enable

0 (0): Serial transmission is disabled

1 (1): Serial transmission is enabled

RIE

Receive Interrupt Enable

0 (0): SCI_RXI and SCI_ERI interrupt requests are disabled

1 (1): SCI_RXI and SCI_ERI interrupt requests are enabled

TIE

Transmit Interrupt Enable

0 (0): SCI_TXI interrupt request is disabled

1 (1): SCI_TXI interrupt request is enabled

Links

()